But you can do that in Verilog...No. You can’t! The decision to introduce new language constructs is often challenged, and with good reason. We have not chosen to do so...